

Docket No. 039153-0363

In the Claims:

Submitted is one full set of claims where changes are shown by underlining additions and striking-through deletions in accordance with the U.S. Patent and Trademark's "Amendments in a Revised Format" Notice. In accordance with 37 CFR § 1.121, please substitute for original claims 1, 6, 11, 15 and 18, the following rewritten versions of the same claims, as amended.

Please amend Claims 1, 6, 11, 15 and 18 as follows.

Sub C1
B1

1 1. (Currently Amended) A method of manufacturing an integrated
2 circuit having a T-shaped gate conductor, the method comprising:
3 providing a gate dielectric layer above a top surface of a
4 substrate;
5 providing a silicon and nitrogen containing layer above the gate
6 dielectric layer;
7 providing an oxide layer above the silicon and nitrogen containing
8 layer;
9 ~~selectively~~ etching the oxide layer to form a first trench in the
10 oxide layer;
11 ~~selectively~~ etching the silicon and nitrogen containing layer to
12 form a second trench in the silicon and nitrogen containing layer, the second
13 trench being narrower than the first trench and being disposed below the first
14 trench; and
15 providing a gate conductor material in the first trench and the
16 second trench to form the T-shaped gate conductor.

1 2. (Original) The method of claim 1, further comprising removing the
2 oxide layer.

1 3. (Original) The method of claim 2, further comprising:
2 removing portions of the silicon and nitrogen containing layer,

001.1385280.1

Docket No. 039153-0363

3 whereby a pair of spacers remain underneath the gate conductor material in the
4 first trench.

1 4. (Original) The method of claim 3, wherein the gate conductor
2 material is removed by a polishing process.

1 5. (Original) The method of claim 3, wherein the silicon and nitrogen
2 containing layer includes silicon rich nitride.

1 6. (Currently Amended) The method of claim 1, wherein the selective
2 etching the silicon and nitrogen containing layer includes a selective etching and
3 RELACS process.

1 7. (Original) The method of claim 1, wherein the silicon and nitrogen
2 containing layer includes SiON or silicon rich nitride.

1 8. (Original) The method of claim 7, wherein the silicon and nitrogen
2 containing layer is a silicon rich nitride layer.

1 9. (Original) The method of claim 1, wherein a width of the first
2 trench is at least 250 Å and less than 1600 Å.

1 10. (Original) The method of claim 9, wherein the width of the
2 second trench is at least 400 Å and less than 2100 Å.

1 11. (Currently Amended) A method of manufacturing an ultra-large
2 scale integrated circuit including a transistor with a T-shaped gate conductor,
3 the method includes steps of:

4 providing a first layer above a substrate, the first layer being a
5 ~~silicon rich nitride layer or a~~ containing silicon and nitrogen oxynitride layer;

6 providing an oxide layer over the first layer;

7 forming a first trench in the oxide layer by etching;

8 forming a second trench by etching in the first layer, the second
9 trench having a smaller width than the first trench; and

10 providing a gate conductor material in the first trench and in the

001.1385280.1

Docket No. 039153-0363

11 second trench to form the T-shaped gate conductor

1 12. (Original) The method of claim 11, further comprising removing
2 the oxide layer.

B¹
1 13. (Original) The method of claim 12, further comprising removing
2 portions of the first layer to leave spacers underneath the gate conductor
3 material in the first trench, the removal process utilizing the gate conductor
4 material as a mask.

Sub 1
1 14. (Original) The method of claim 13, wherein the first layer is
2 silicon rich nitride.

B²
1 15. (Currently Amended) A method of manufacturing a T-shaped gate
2 conductor for an integrated circuit, the method comprising:
3 providing a first layer above a gate dielectric layer, the gate
4 dielectric layer being above a substrate, the first layer including silicon ~~oxide~~
5 ~~or silicon rich nitride and nitrogen~~;
6 providing a second layer above the first layer;
7 forming a first aperture in the second layer by etching;
8 forming a second aperture in the first layer utilizing a RELACS an
9 etching process the second aperture being narrower than the first aperture;
10 filling the first aperture and the second aperture with a gate
11 conductor material; and
12 removing the gate conductor material above the second layer,
13 thereby leaving the T-shaped gate conductor in the first and second aperture.

1 16. (Previously Amended) The method of claim 15, wherein:
2 the second layer is an oxide layer.

B³
1 17. (Original) The method of claim 16, wherein the gate conductor
2 material is doped or undoped polysilicon material.

1 18. (Currently Amended) The method of claim 17, wherein etching the
2 second aperture uses a RELACS process a T-shaped gate conductor is formed.

Docket No. 039153-0363

Sub
C
B4
B5

1 19. (Previously Amended) The method of claim 16, wherein the gate
2 conductor material is silicided.

1 20. (Original) The method of claim 16, wherein the oxide layer is
2 silicon dioxide.

001.1385280.1